What’s the difference between $stop and $finish in Verilog?

$finish exits the simulation and gives control back to the operating system.

$stop suspends the simulation and puts a simulator in an interactive mode.