How can I use macros to generate multiple Makefile targets/rules inside foreach? Mysterious behaviour

$(foreach i,1 2 3,$(eval $(call BOZO,$(i))))

The eval function tells Make to parse the structures as makefile syntax, to “enact” them. I’m not sure why Make objected to the un-eval’d rules this particular way, but that’s kind of academic.